


08/30/00



Jc912 U.S. PTO

08-31-00

A

Jc836 U.S. PTO

09/650566



08/30/00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of: Kishore K. Chakravorty et al.

Title: ELECTRONIC ASSEMBLY COMPRISING CERAMIC/ORGANIC HYBRID SUBSTRATE WITH
EMBEDDED CAPACITORS AND METHODS OF MANUFACTURE

Attorney Docket No.: 884.315US1

PATENT APPLICATION TRANSMITTAL**BOX PATENT APPLICATION**Commissioner for Patents
Washington, D.C. 20231

We are transmitting herewith the following attached items and information (as indicated with an "X"):

- X Return postcard.
X Utility Patent Application under 37 CFR § 1.53(b) comprising:
X Specification (21 pgs, including claims numbered 1 through 30 and a 1 page Abstract).
X Formal Drawing(s) (5 sheets).
X Unsigned Combined Declaration and Power of Attorney (4 pgs).
X Information Disclosure Statement (1 pgs), Form 1449 (2 pgs), and copies of cited references (20).

The filing fee (NOT ENCLOSED) will be calculated as follows:

	No. Filed	No. Extra	Rate	Fee
TOTAL CLAIMS	30 - 20 =	10	x 18 =	\$180.00
INDEPENDENT CLAIMS	5 - 3 =	2	x 78 =	\$156.00
[] MULTIPLE DEPENDENT CLAIMS PRESENTED				\$0.00
BASIC FEE				\$690.00
TOTAL				\$1,026.00

THE FILING FEE WILL BE PAID UPON RECEIPT OF THE NOTICE TO FILE MISSING PARTS.SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938, Minneapolis, MN 55402 (612-373-6900)By: Ann M. McCrackin
Atty: Ann M. McCrackin
Reg. No. 42,858Customer Number **21186**"Express Mail" mailing label number: EL618477004USDate of Deposit: August 30, 2000

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application, Washington, D.C. 20231.

UNITED STATES PATENT APPLICATION

**ELECTRONIC ASSEMBLY COMPRISING CERAMIC/ORGANIC HYBRID
SUBSTRATE WITH EMBEDDED CAPACITORS AND METHODS OF
MANUFACTURE**

INVENTORS

Kishore Chakravorty

Paul Wermer

David Figueroa

Dev Gupta

Schwegman, Lundberg, Woessner & Kluth, P.A.
1600 TCF Tower
121 South Eighth Street
Minneapolis, MN 55402
ATTORNEY DOCKET SLWK 884.315US1
Client Ref. No. P9434

**Electronic Assembly Comprising Ceramic/Organic Hybrid Substrate with
Embedded Capacitors and Methods of Manufacture**

5

Related Inventions

10 The present invention is related to the following inventions which are assigned to
the same assignee as the present invention:

Serial No. _____, entitled "Electronic Assembly Comprising Substrate with
Embedded Capacitors and Methods of Manufacture"; and

Serial No. _____, entitled "Electronic Assembly Comprising Interposer with
Embedded Capacitors and Methods of Manufacture".

15

Technical Field of the Invention

20 The present invention relates generally to electronics packaging. More
particularly, the present invention relates to an electronic assembly that includes a
ceramic/organic hybrid substrate having one or more embedded capacitors to reduce
switching noise in a high speed integrated circuit, and to manufacturing methods related
thereto.

Background of the Invention

25

Integrated circuits (ICs) are typically assembled into packages by physically and
electrically coupling them to a substrate made of organic or ceramic material. One or
more IC packages can be physically and electrically coupled to a printed circuit board
(PCB) to form an "electronic assembly". The "electronic assembly" can be part of an
30 "electronic system". An "electronic system" is broadly defined herein as any product
comprising an "electronic assembly". Examples of electronic systems include computers
(e.g., desktop, laptop, hand-held, server, etc.), wireless communications devices (e.g.,
cellular phones, cordless phones, pagers, etc.), computer-related peripherals (e.g.,

printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, MP3 (Motion Picture Experts Group, Audio Layer 3) players, etc.), and the like.

5 In the field of electronic systems there is an incessant competitive pressure among manufacturers to drive the performance of their equipment up while driving down production costs. This is particularly true regarding the packaging of ICs on substrates, where each new generation of packaging must provide increased performance while generally being smaller or more compact in size.

10 An IC substrate may comprise a number of insulated metal layers selectively patterned to provide metal interconnect lines (referred to herein as "traces"), and one or more electronic components mounted on one or more surfaces of the substrate. The electronic component or components are functionally connected to other elements of an electronic system through a hierarchy of conductive paths that includes the substrate traces. The substrate traces typically carry signals that are transmitted between the
15 electronic components, such as ICs, of the system. Some ICs have a relatively large number of input/output (I/O) terminals, as well as a large number of power and ground terminals. The large number of I/O, power, and ground terminals requires that the substrate contain a relatively large number of traces. Some substrates require multiple layers of traces to accommodate all of the system interconnections.

20 Traces located within different layers can be connected electrically by vias formed in the substrate, which vias are referred to as "through-vias" if they go through substantially the entire substrate, or "blind vias" if they connect traces on only two or three layers. A via can be made by making a hole through some or all layers of a substrate and then plating the interior hole surface or filling the hole with an electrically
25 conductive material, such as copper or tungsten.

One of the conventional methods for mounting an IC on a substrate is called "controlled collapse chip connect" (C4). In fabricating a C4 package, the electrically conductive terminations or lands (generally referred to as "electrical contacts") of an IC component are soldered directly to corresponding lands on the surface of the substrate

using reflowable solder bumps or balls. The C4 process is widely used because of its robustness and simplicity.

As the internal circuitry of ICs, such as processors, operates at higher and higher clock frequencies, and as ICs operate at higher and higher power levels, switching noise can increase to unacceptable levels.

For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a significant need in the art for a method and apparatus for packaging an IC on a substrate that minimize problems, such as switching noise, associated with high clock frequencies and high power delivery.

Brief Description of the Drawings

FIG. 1 is a block diagram of an electronic system incorporating at least one electronic assembly with embedded capacitors in accordance with one embodiment of the invention;

FIG. 2 illustrates a top-view of a die on a substrate;

FIG. 3 illustrates a cross-sectional representation of the die/substrate structure of FIG. 2 taken along line 70 of FIG. 2;

FIG. 4 illustrates a cross-sectional representation of the die/substrate structure of FIG. 2 taken along line 70 of FIG. 2, in accordance with an alternative embodiment; and

FIG. 5 is a flow diagram of a method of fabricating a substrate to package a die, in accordance with one embodiment of the invention.

Detailed Description of Embodiments of the Invention

In the following detailed description of embodiments of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific preferred embodiments in which the inventions may be practiced. These embodiments are described in sufficient detail to enable those skilled in

the art to practice the invention, and it is to be understood that other embodiments may be utilized and that logical, mechanical and electrical changes may be made without departing from the spirit and scope of the present inventions. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims.

The present invention provides a solution to power delivery problems that are associated with prior art packaging of integrated circuits that operate at high clock speeds and high power levels by embedding one or more decoupling capacitors in a multilayer substrate. Various embodiments are illustrated and described herein. In one embodiment, an IC die or chip is directly mounted to a hybrid organic/ceramic multilayer substrate, of which a ceramic portion contains one or more embedded capacitors, and of which an organic portion includes suitable routing and fan-out of power, ground, and signal conductors.

The substrate portion contains a multi-layer stack of conductive plates separated by high dielectric layers for forming one or more high-valued integrated capacitors. The overlying organic portion contains high density dielectric layers comprising metal interconnections. The organic layers are used for routing conductors and for transitioning from the die bump pitch on the die to the more relaxed pitch on the opposite surface of the substrate. Because the organic portion is relatively thin, the integrated decoupling capacitors of the ceramic portion can be kept relatively close to the die, resulting in relatively low reactive inductance when the IC is operating.

In addition to the foregoing advantages, the use of a relatively rigid ceramic portion provides a desirable amount of stiffness to the package and significantly reduces the tendency of the organic/ceramic structure to bend or warp. Also, because the coefficient of thermal expansion (CTE) of the ceramic portion is close to that of the die, the use of the ceramic portion helps minimize thermal-induced mechanical stress in the die.

FIG. 1 is a block diagram of an electronic system 1 incorporating at least one electronic assembly 4 with embedded capacitors in accordance with one embodiment of

the invention. Electronic system 1 is merely one example of an electronic system in which the present invention can be used. In this example, electronic system 1 comprises a data processing system that includes a system bus 2 to couple the various components of the system. System bus 2 provides communications links among the various components of the electronic system 1 and can be implemented as a single bus, as a combination of busses, or in any other suitable manner.

Electronic assembly 4 is coupled to system bus 2. Electronic assembly 4 can include any circuit or combination of circuits. In one embodiment, electronic assembly 4 includes a processor 6 which can be of any type. As used herein, "processor" means any type of computational circuit, such as but not limited to a microprocessor, a microcontroller, a complex instruction set computing (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a graphics processor, a digital signal processor (DSP), or any other type of processor or processing circuit.

Other types of circuits that can be included in electronic assembly 4 are a custom circuit, an application-specific integrated circuit (ASIC), or the like, such as, for example, one or more circuits (such as a communications circuit 7) for use in wireless devices like cellular telephones, pagers, portable computers, two-way radios, and similar electronic systems. The IC can perform any other type of function.

Electronic system 1 can also include an external memory 10, which in turn can include one or more memory elements suitable to the particular application, such as a main memory 12 in the form of random access memory (RAM), one or more hard drives 14, and/or one or more drives that handle removable media 16 such as floppy diskettes, compact disks (CDs), digital video disk (DVD), and the like.

Electronic system 1 can also include a display device 8, a speaker 9, and a keyboard and/or controller 20, which can include a mouse, trackball, game controller, voice-recognition device, or any other device that permits a system user to input information into and/or receive information from the electronic system 1.

FIG. 2 illustrates a top-view of a die 60 on a substrate 50, in accordance with one

embodiment of the invention. This die/substrate structure can form part of electronic assembly 4 shown in FIG. 1. Die 60 can be of any type. In one embodiment, die 60 is a processor.

In FIG. 2, die 60 comprises a plurality of signal conductors (not shown) that terminate in lands on the bottom surface of die 60 (not shown). These lands can be coupled to corresponding lands or signal nodes (not shown) on substrate 50 by appropriate connections such as solder bumps or solder balls 62. Solder balls 62 are typically arranged in rows around the periphery of die 60. In FIG. 2 we are looking through die 62 at the solder balls on the bottom surface of die 60. The shaded balls represent signal nodes. The clear balls represent power supply nodes. As used herein, the term "power supply node" refers to either a ground node (e.g. Vss) or to a power node at a potential different from ground (e.g. Vcc).

Still referring to FIG. 2, die 60 also includes, in addition to signal conductors, a plurality of power and ground conductors (not shown) that terminate on lands on the bottom surface in the central core of die 60 (not shown). These lands can be coupled to corresponding lands (not shown) on substrate 50 by appropriate connections such as solder balls 64 and 66. For example, solder balls 64 can be coupled to Vcc potential, and solder balls 66 can be coupled to Vss potential.

While an embodiment is shown in which signal traces are provided around the periphery and Vcc and Vss traces are provided at the die core, the invention is equally applicable to embodiments where signal traces occur other than at the periphery, and to embodiments where Vcc and Vss traces are provided anywhere on the die.

Further, the present invention is not to be construed as limited to use in C4 packages, and it can be used with any other type of IC package where the herein-described features of the present invention provide an advantage.

FIG. 3 illustrates a cross-section of the die/substrate structure of FIG. 2 taken along line 70 of FIG. 2, in accordance with one embodiment of the invention. The multilayer substrate comprises an organic portion 80 and a ceramic portion 90. One important purpose of the invention is to provide relatively high capacitance, for example

in the form of one or more capacitors embedded in ceramic portion 90, relatively close to the die in order to reduce the effect of reactive inductive coupling when the IC is operating, particularly at high clock speeds.

In one embodiment, organic portion 80 comprises a plurality of organic layers 81-83. Organic portion 80 provides a suitable medium for routing and fanning-out, if desired, conductive traces for I/O signals and/or for power supply potentials such as Vcc and Vss. For example, a signal conductor (not shown) on die 60 can be coupled to solder ball 62, which in turn is coupled to land 101, signal via 103, conductive segment 105, signal via 107, and land 109. Likewise, signal vias 111 and 113 extend from signal conductors on die 60 through appropriate conductive paths to their own respective lands 109 on the bottom surface of substrate 50. In similar fashion, signal vias on the right-hand side of die 60 (as viewed in FIG. 3) are routed and fanned-out from signal conductors (not shown) on die 60 to corresponding lands on the bottom surface of substrate 50.

Lands 109, 147, and 157 on the bottom surface of substrate 50 can be coupled through suitable connectors (not shown), such as solder balls, to corresponding nodes or lands 201, 203, and 205 of a substrate 200 that is subjacent to substrate 50. The subjacent substrate 200 can be similar or identical to substrate 50, or it can be a printed circuit board (PCB) or card, or other type of substrate.

The pitch of various conductors, whether signal or power supply conductors, can optionally be increased, if desired, within the organic portion 80 from a relatively close die bump pitch on the upper surface of substrate 50 to a greater pitch of the signal and/or power supply lands on the bottom surface of substrate 50. Fan-out of signal conductors can aid in decreasing undesirable I/O capacitive coupling between signal conductors, particularly if they run through relatively thick embedded capacitors in ceramic portion 90 comprising relatively thick ceramic ply. However, fan-out of the signal conductors may not be necessary if they run through relatively thin embedded capacitors comprising only a few layers of thin, high Dk ceramic sheets (e.g. 10 microns or less) and/or of high Dk thin film (e.g. 1 micron or less).

Ceramic portion 90, in one embodiment, comprises a plurality of ceramic layers 91-95. Embedded within ceramic layers 91-95, a single capacitor is illustrated, for the sake of simplicity of illustration and description, that includes a first pair of connected plates 141 at Vcc potential and a second pair of connected plates 151 at Vss potential.

5 Between the plates 141 and 151 is a high permittivity material.

Ceramic portion 90 provides a suitable medium for providing one or more high value capacitors having first and second terminals that are coupled to Vcc and Vss conductors, respectively, in the core of die 60. For example, a Vcc conductor (not shown) on die 60 can be coupled to each solder ball 64. Each of solder balls 64 is
10 coupled to a land 147 on the bottom surface of substrate 50 by a circuit that includes land 121, Vcc via 115, conductive plates 141 joined by via 143, and Vcc via 145. Likewise, a Vss conductor (not shown) on die 60 can be coupled to each solder ball 66. Each of solder balls 66 is coupled to a land 157 on the bottom surface of substrate 50 by a circuit that includes land 125, Vss via 116, conductive plates 151 joined by via 153, and Vss via
15 155.

Substrate 50 can include one or more reference planes, such as reference plane 85, comprising a conductive layer of material. In one embodiment, reference plane 85 is fabricated as an upper layer of ceramic portion 90; however, it could alternatively be fabricated as part of organic portion 80.

20 Substrate 50 can include multiple Vcc, Vss, and signal conductors, only a few of which are illustrated for the sake of simplicity.

As mentioned above, in one embodiment, the embedded capacitors each comprise a pair of capacitive plates, with high permittivity (Dk) layers between the capacitive plates. A first terminal is coupled to one plate, and a second terminal is coupled to the
25 other plate. A "terminal" can either be the plate itself or a trace coupled to the plate.

A first pair of capacitive plates (e.g. plates 141) of one capacitor can be coupled to a Vcc terminal (not shown) on die 60 by way of solder ball 64 as well as to a Vcc terminal 147 on the lower surface of substrate 50. Likewise, a second pair of capacitive plates (e.g. plates 151) of the capacitor can be coupled to a Vss terminal (not shown) on

die 60 by way of solder ball 66 as well as to a Vss terminal 157 on the lower surface of substrate 50.

In other embodiments, ceramic portion 90 of substrate 50 can include one or more embedded capacitors each having only two plates or having more than two
5 connected plates per polarity. Moreover, within one substrate, capacitors having different numbers of connected plates per polarity could also be used. For example, within one substrate one capacitor could have only one plate of each polarity, and another capacitor could have three connected plates per polarity.

The particular geometry of the embedded capacitors is very flexible in terms of
10 the orientation, size, number, location, and composition of their constituent elements. One or more discrete capacitors could be used instead of the capacitive structure illustrated in FIG. 3. Reference may be made to Related Inventions 1 and 2 above for further details on the structure and composition of the embedded capacitors.

The expression "high permittivity layer" as used herein means a layer of high
15 permittivity material such as a high permittivity ceramic ply such as titanate particles; a high permittivity dielectric film such as a titanate film that is deposited, for example, by Sol-Gel or metal-organic chemical vapor deposition (MOCVD) techniques; or a layer of any other type of high permittivity material. Substrate 50 can be provided with one or more embedded capacitors of any suitable type.

Die 60 can comprise a relatively large number of Vss and Vcc die bumps
20 distributed in the core regions of the die 60. This large parallel connectivity ensures very low inductance (e.g. < 1 pico-Henry) and enhances the current carrying ability of the overall IC packaging structure.

Various embodiments of organic/ceramic hybrid substrate 50 can be implemented
25 using known organic and ceramic substrate technology to fabricate the constituent structural elements. The structure, including types of materials used, dimensions, number of layers, layout of power and signal conductors, and so forth, of substrate 50 can be built in a wide variety of embodiments, depending upon the requirements of the electronic assembly of which it forms a part.

Substrate 50 can be coupled to an additional packaging element through the lands on its lower surface, such as lands 109, 147, and 157. The additional packaging element can be any suitable device, such a secondary substrate 200 that is identical to, similar to, or different from substrate 50. Substrate 200 could be, for example, a printed circuit board (PCB) or card, a mother board, or any other type of packaging element.

In FIG. 3, the conductive plates 141 and 151 comprise conductive layers formed at the boundary between adjoining layers of ceramic material. For example, a first pair of conductive plates 141 are formed between ceramic layers 91/92 and 93/94, and a second pair of conductive plates 151 are formed between ceramic layers 92/93 and 94/95.

The first pair of conductive plates 141 are joined by via 143, and they are coupled to Vcc. The second pair of conductive plates 151 are joined by via 153, and they are coupled to Vss. Conductive plates 141 and 151 can extend, if desired, throughout substantially the entire region between adjoining layers of ceramic material.

FIG. 4 illustrates a cross-sectional representation of the die/substrate structure of FIG. 2 taken along line 70 of FIG. 2, in accordance with an alternative embodiment. In this embodiment, conductive plates 341 and 351 comprise conductive layers formed within the layers of ceramic material. For example, a first pair of conductive plates 341 are formed within ceramic layers 91 and 93, and a second pair of conductive plates 351 are formed within ceramic layers 92 and 94. The conductive layers can be formed, for example, within the layers of ceramic material when the ceramic layers are being built up.

The first pair of conductive plates 341 are joined by via 143, and they are coupled to Vcc. The second pair of conductive plates 351 are joined by via 153, and they are coupled to Vss. Conductive plates 341 and 351 can extend, if desired, throughout substantially the entire region between adjoining layers of ceramic material. The structure of the substrate illustrated in FIG. 4, and the fabrication thereof, can be carried out with any or all of the variations mentioned above regarding the embodiment illustrated in FIG. 3.

FIGS. 2-4 are merely representational and are not drawn to scale. Certain

proportions thereof may be exaggerated, while others may be minimized. FIGS. 2-4 are intended to illustrate various implementations of the invention, which can be understood and appropriately carried out by those of ordinary skill in the art.

5

Fabrication

The organic portion 80 of substrate 50 (FIG. 3) can be fabricated by conventional techniques, such as but not limited to conventional organic build-up techniques. For example, dielectric layers 81-83 can be fabricated from materials such as epoxies, acrylates, polyimides, polyurethanes, polysulfides, resin-glass weave (e.g. FR-4), nylons, and other similar materials. The layers can be constructed using familiar equipment for extruding, coating, spinning on, spraying, screen-printing, stenciling, and doctor-blading. Coating equipment such as a meniscus coater or curtain coater could be used.

Ceramic portion 90 of substrate 50 can be fabricated by conventional techniques, such as but not limited to high temperature co-fired ceramic (HTCC) technology, high thermal coefficient of expansion (HTCE) technology, or glass ceramic technology.

To ensure low equivalent series resistance (ESR) values, a low temperature silver or copper compatible co-fired ceramic technology may be used. The resulting thin ceramic sheets have a typical thickness of below 10 microns and a Dk value in the range of 2000-5000.

Multilayer stacks of high Dk ply can be used in ceramic portion 50. High Dk ply is commercially available for fabricating ceramic chip capacitors, for example. Suitable high Dk materials, such as titanate particles, can be inserted into the conventional ceramic matrix. Multilayer stacks of high Dk ply, such as BaTiO_3 , in the present invention can provide capacitances as high as 10 F/sq. cm.

In an alternative embodiment, layers of high Dk film, such as a titanate film, e.g. $(\text{Ba}_x\text{T}_{1-x})\text{TiO}_3$ (BST) or PbZrTiO_3 (PZT) or Ta_2O_5 or SrTiO_3 , can be formed in the ceramic portion 50 by known techniques such as a metal-organic chemical vapor deposition (MOCVD) process, or a Sol-Gel process, in which a sol, which is a colloidal

suspension of solid particles in a liquid, transforms into a gel due to growth and interconnection of the solid particles.

In either case, high Dk material can be embedded at temperature ranges that are compatible with ceramic technology (e.g. 600-1000 degrees Centigrade).

5 Metal traces and vias can be formed in organic portion 80 and/or ceramic portion 90 using additive or subtractive techniques that are well known to those of ordinary skill in the art. For example, vias can be punched through each layer prior to stacking, and they can then be filled with metal paste prior to ceramic firing.

10 FIG. 5 is a flow diagram of a method of fabricating a substrate to package a die, in accordance with one embodiment of the invention. According to this method, a ceramic/organic hybrid substrate having at least one embedded capacitor is fabricated. The method begins at 251.

15 In 253, a first portion 90 (FIG. 3) of the substrate is formed using ceramic materials. The first portion includes at least one signal node, such as signal conductor 107 (FIG. 3). The first portion also includes at least one capacitor having a first terminal, such as conductive plate 141, and a second terminal, such as conductive plate 151 (FIG. 3).

20 In 255, a second portion 80 (FIG. 3) of the substrate is formed using organic materials. The second portion has multiple conductors, such as vias 103, 111, 113, 115, and 116 (FIG. 3). The conductors include a first conductor, such as via 115 (FIG. 3), that is coupled to the first terminal of the capacitor. The conductors also include a second conductor, such as via 116 (FIG. 3), that is coupled to the second terminal of the capacitor. The conductors further include a third conductor, such as via 103 (FIG. 3), that is coupled to the signal node 107 (FIG. 3) within the first portion 90 (FIG. 3) of the substrate.

25 In 257, a first number of lands, such as lands 101, 121, and 125 (FIG. 3), are formed on a surface of the second portion 80 (FIG. 3) of the substrate. The lands include a first land, such as land 121, coupled to the first conductor 115 (FIG. 3); a second land, such as land 125, coupled to the second conductor 116 (FIG. 3); and a third land, such as

101, coupled to the third conductor 107 (FIG. 3).

Still with regard to 257 in FIG. 4, the first land 121 (FIG. 3) is positioned to be coupled to a first power supply node (e.g. Vcc) of a die 60 (FIG. 3) that is to be juxtaposed to the upper surface of the substrate 50 and physically affixed thereto. The
5 second land 125 (FIG. 3) is positioned to be coupled to a second power supply node (e.g. Vss) of die 60 (FIG. 3). The third land 101 (FIG. 3) is positioned to be coupled to a signal node of die 60 (FIG. 3).

In 259, a second number of lands, such as lands 109, 147, and 157 (FIG. 3), are formed on a surface of the first portion 90 (FIG. 3) of the substrate. The lands include a
10 fourth land, such as land 147, coupled to the first terminal 141 (FIG. 3); a fifth land, such as land 157, coupled to the second terminal 151 (FIG. 3); and a sixth land, such as 109, coupled to the signal node 107 of the first portion 90 (FIG. 3).

Still with regard to 259 in FIG. 4, the fourth land 147 (FIG. 3) is positioned to be coupled to a first power supply node 203 (e.g. Vcc) of a subjacent substrate 200 (FIG. 3).
15 The fifth land 157 (FIG. 3) is positioned to be coupled to a second power supply node 205 (e.g. Vss) of subjacent substrate 200 (FIG. 3). The sixth land 109 (FIG. 3) is positioned to be coupled to a signal node 201 of subjacent substrate 200 (FIG. 3).

In 261, some or all of the conductors of the second portion 80 (FIG. 3) are fanned out from a first, relatively tight pitch of the first number of lands (e.g. lands 101, 121,
20 125) to a second, relatively relaxed pitch of the second number of lands (e.g. lands 109, 147, 157). This fan-out is fabricated primarily within second portion 80 of substrate 50. However, fan-out is not necessarily limited to second portion 80, and some fan-out could also be performed within first portion 90 of substrate 50. The method ends at 263.

The operations described above with respect to the methods illustrated in FIG. 5
25 can be performed in a different order from those described herein. For example, it will be understood by those of ordinary skill that 261 will preferably be carried out during the fabrication of second portion 80 in 255. Also, 259 could be carried out during the fabrication of the first portion 90 in 253.

Conclusion

5 The present invention provides for an electronic assembly and methods of
manufacture thereof that minimize problems, such as switching noise, associated with
high clock frequencies and high power delivery. The present invention provides scalable
high capacitance (e.g. >10 mF/square centimeter) by employing one or more embedded
decoupling capacitors having low inductance which can satisfy the power delivery
requirements of, for example, high performance processors. By using a thin organic
portion for conductor routing, the ceramic portion that comprises the decoupling
10 capacitors can be positioned relatively close to the IC die, thus minimizing the
inductance. The ceramic portion lends itself well to the fabrication of high valued
embedded capacitors and also provides requisite stiffening to the package to prevent
warpage. An electronic system that incorporates the present invention can operate
reliably at higher clock frequencies and is therefore more commercially attractive.

15 As shown herein, the present invention can be implemented in a number of
different embodiments, including a substrate, an electronic assembly, an electronic
system, a data processing system, and methods for making a substrate. Other
embodiments will be readily apparent to those of ordinary skill in the art. The elements,
materials, geometries, and dimensions can all be varied to suit particular packaging
20 requirements.

Although specific embodiments have been illustrated and described herein, any
arrangement which is calculated to achieve the same purpose may be substituted for the
specific embodiments shown. This application is intended to cover any adaptations or
variations of the present invention. Therefore, it is manifestly intended that this
25 invention be limited only by the claims and the equivalents thereof.

CLAIMS

What is claimed is:

1 1. A multilayer substrate for mounting a die comprising:
2 a ceramic portion comprising an embedded capacitor having first and second
3 terminals;
4 a first plurality of lands on a first surface thereof, including a first land coupled to
5 the first terminal and a second land coupled to the second terminal, wherein the first and
6 second lands are positioned to be coupled to corresponding power supply nodes of the
7 die; and
8 an organic portion comprising a plurality of conductors, including a first
9 conductor coupling the first land to the first terminal and a second conductor coupling
10 the second land to the second terminal.

1 2. The multilayer substrate recited in claim 1 and further comprising a second
2 plurality of lands on a second surface thereof, including a third land coupled to the first
3 terminal and a fourth land coupled to the second terminal.

1 3. The multilayer substrate recited in claim 2, wherein the pitch of the second
2 plurality of lands is greater than the pitch of the first plurality of lands, and wherein the
3 pitch is increased within the organic layer.

1 4. The multilayer substrate recited in claim 2, wherein the first plurality of lands
2 further comprises a fifth land positioned to be coupled to a corresponding signal node of
3 the die, and wherein the second plurality of lands comprises a sixth land coupled to the
4 fifth land via a conductive path that comprises one of the plurality of conductors.

1 5. The multilayer substrate recited in claim 4, wherein the pitch of the second
2 plurality of lands is greater than the pitch of the first plurality of lands, and wherein the
3 pitch is increased within the organic layer.

1 6. The multilayer substrate recited in claim 2, wherein the third and fourth lands are
2 positioned to be coupled to corresponding power supply nodes of an additional substrate
3 subjacent to the multilayer ceramic substrate.

1 7. The multilayer substrate recited in claim 1, wherein the capacitor comprises at
2 least one high permittivity layer.

1 8. The multilayer substrate recited in claim 1, wherein the capacitor comprises a
2 plurality of high permittivity layers.

1 9. The multilayer substrate recited in claim 8, wherein the capacitor comprises a
2 plurality of conductive layers interleaved with the high permittivity layers, such that
3 alternating conductive layers are coupled to the first and second lands, respectively.

1 10. The multilayer substrate recited in claim 1, wherein the organic portion comprises
2 a plurality of layers, each comprising a portion of the plurality of conductors.

1 11. An electronic assembly comprising:
2 a multilayer substrate comprising:
3 a ceramic portion comprising an embedded capacitor having first and
4 second terminals;
5 a first plurality of lands on a first surface thereof, including a first land
6 coupled to the first terminal and a second land coupled to the second terminal; and

7 an organic portion comprising a plurality of conductors, including a first
8 conductor coupling the first land to the first terminal and a second conductor coupling
9 the second land to the second terminal; and
10 a die comprising first and second power supply nodes coupled to the first and
11 second lands, respectively.

1 12. The electronic assembly recited in claim 11, wherein the substrate further
2 comprises a second plurality of lands on a second surface thereof, including a third land
3 coupled to the first terminal and a fourth land coupled to the second terminal.

1 13. The electronic assembly recited in claim 12, wherein the pitch of the second
2 plurality of lands is greater than the pitch of the first plurality of lands, and wherein the
3 pitch is increased within the organic layer.

1 14. The electronic assembly recited in claim 12, wherein the first plurality of lands
2 further comprises a fifth land coupled to a signal node of the die, and wherein the second
3 plurality of lands comprises a sixth land coupled to the fifth land via a conductive path
4 that comprises one of the plurality of conductors.

1 15. The electronic assembly recited in claim 14, wherein the pitch of the second
2 plurality of lands is greater than the pitch of the first plurality of lands, and wherein the
3 pitch is increased within the organic layer.

1 16. The electronic assembly recited in claim 12, wherein the third and fourth lands
2 are positioned to be coupled to corresponding power supply nodes of an additional
3 substrate subjacent to the multilayer ceramic substrate.

1 17. The electronic assembly recited in claim 11, wherein the capacitor comprises a
2 plurality of high permittivity layers.

1 18. The electronic assembly recited in claim 17, wherein the capacitor comprises a
2 plurality of conductive layers interleaved with the high permittivity layers, such that
3 alternating conductive layers are coupled to the first and second lands, respectively.

1 19. The electronic assembly recited in claim 11, wherein the organic portion
2 comprises a plurality of layers, each comprising a portion of the plurality of conductors.

1 20. An electronic system comprising an electronic assembly having a die with first
2 and second power supply nodes coupled to a multilayer substrate, wherein the substrate
3 comprises:
4 a ceramic portion comprising at least one embedded capacitor having first and
5 second plates;
6 a first plurality of lands on a first surface thereof, including a first land coupled to
7 the first power supply node, and a second land coupled to the second power supply
8 node; and
9 an organic portion comprising a plurality of conductors, including first and
10 second conductors respectively coupling the first land to the first plate and coupling the
11 second land to the second plate.

1 21. The electronic system recited in claim 20, wherein the substrate further comprises
2 a second plurality of lands on a second surface thereof including a third land coupled to
3 the first plate and a fourth land coupled to the second plate, wherein the pitch of the
4 second plurality of lands is greater than the pitch of the first plurality of lands, and
5 wherein the pitch is increased within the organic layer.

1 22. The electronic system recited in claim 21, wherein the first plurality of lands
2 further comprises a fifth land coupled to a signal node of the die, and wherein the second

3 plurality of lands comprises a sixth land coupled to the fifth land via a conductive path
4 that comprises one of the plurality of conductors.

1 23. The electronic system recited in claim 22, wherein the pitch of the second
2 plurality of lands is greater than the pitch of the first plurality of lands, and wherein the
3 pitch is increased within the organic layer.

1 24. The electronic system recited in claim 20, wherein the organic portion comprises
2 a plurality of layers, each comprising a portion of the plurality of conductors.

1 25. A data processing system comprising:
2 a bus coupling components in the data processing system;
3 a display coupled to the bus;
4 external memory coupled to the bus; and
5 a processor coupled to the bus and comprising an electronic assembly including:
6 a die comprising first and second power supply nodes and a first signal
7 node; and
8 a multilayer substrate comprising:
9 a ceramic portion comprising a second signal node and at least one
10 embedded capacitor having a first terminal and a second terminal; and
11 an organic portion comprising a plurality of conductors, including
12 a first conductor coupling the first power supply node to the first terminal, a
13 second conductor coupling the second power supply node to the second terminal,
14 and a third conductor coupling the first signal node to the second signal node.

1 26. The data processing system recited in claim 25, wherein the plurality of
2 conductors are fanned out within the organic portion.

1 27. The data processing system recited in claim 25, wherein the organic portion
2 comprises a plurality of layers, each comprising a portion of the plurality of conductors.

1 28. A method for making a substrate to package a die, the method comprising:
2 forming a first portion of the substrate using ceramic materials, the first portion
3 comprising at least one capacitor having first and second terminals;
4 forming a second portion of the substrate using organic materials, the second
5 portion comprising a plurality of conductors therein, including a first conductor coupled
6 to the first terminal and a second conductor coupled to the second terminal; and
7 forming a first plurality of lands on a surface of the second portion of the
8 substrate, including a first land coupled to the first conductor, and a second land coupled
9 to the second conductor, wherein the first and second lands are positioned to be coupled
10 to first and second power supply nodes of the die.

1 29. The method recited in claim 28, wherein forming the first portion comprises
2 forming a first signal node, wherein forming the second portion comprises forming a
3 third conductor coupled to the first signal node, and wherein forming the first plurality of
4 lands comprises forming a third land coupled to the third conductor, the third land being
5 positioned to be coupled to a signal node of the die.

1 30. The method recited in claim 28 and further comprising:
2 forming a second plurality of lands on a surface of the first portion of the
3 substrate, including a third land coupled to the first terminal, and a fourth land coupled to
4 the second terminal, and wherein forming the second portion comprises fanning out the
5 plurality of conductors from a first pitch of the first plurality of lands to a second pitch of
6 the second plurality of lands.

**Electronic Assembly Comprising Ceramic/Organic Hybrid Substrate with
Embedded Capacitors and Methods of Manufacture**

5

Abstract of the Disclosure

To reduce switching noise, the power supply terminals of an integrated circuit die
are coupled to the respective terminals of at least one embedded capacitor in a multilayer
10 ceramic/organic hybrid substrate. In one embodiment, a ceramic portion of the substrate
includes at least one capacitor formed of a high permittivity layer sandwiched between
conductive planes. An organic portion of the substrate includes suitable routing and fan-
out of power and signal conductors. The organic portion includes a build-up of multiple
layers of organic material overlying the ceramic portion. Also described are an
15 electronic system, a data processing system, and various methods of manufacture.

"Express Mail" mailing label number: EL618477004US

Date of Deposit: August 30, 2000

This paper or fee is being deposited on the date indicated above with
the United States Postal Service pursuant to 37 CFR 1.10, and is
addressed to the Commissioner for Patents, Box Patent Application,
Washington, D.C. 20231.

FIG. 1




FIG. 2




FIG. 3

BEGIN 251

253
FORM FIRST PORTION OF SUBSTRATE USING CERAMIC MATERIALS

THE FIRST PORTION INCLUDES AT LEAST ONE SIGNAL NODE AND
AT LEAST ONE CAPACITOR HAVING FIRST AND SECOND TERMINALS

255
FORM SECOND PORTION OF THE SUBSTRATE USING ORGANIC MATERIALS

THE SECOND PORTION HAS MULTIPLE CONDUCTORS INCLUDING:
A FIRST CONDUCTOR COUPLED TO THE FIRST TERMINAL,
A SECOND CONDUCTOR COUPLED TO THE SECOND TERMINAL, AND
A THIRD CONDUCTOR COUPLED TO THE SIGNAL NODE

257
FORM A FIRST NUMBER OF LANDS ON A SURFACE
OF THE SECOND PORTION OF THE SUBSTRATE

THE FIRST NUMBER OF LANDS INCLUDES:
A FIRST LAND COUPLED TO THE FIRST CONDUCTOR,
A SECOND LAND COUPLED TO THE SECOND CONDUCTOR AND
A THIRD LAND COUPLED TO THE THIRD CONDUCTOR

THE FIRST AND SECOND LANDS ARE POSITIONED TO BE COUPLED TO
FIRST AND SECOND POWER SUPPLY NODES OF THE DIE. THE THIRD
LAND IS POSITIONED TO BE COUPLED TO A SIGNAL NODE OF THE DIE

259
FORM A SECOND NUMBER OF LANDS ON A SURFACE
OF THE FIRST PORTION OF THE SUBSTRATE

THE SECOND NUMBER OF LANDS INCLUDES:
A FOURTH LAND COUPLED TO THE FIRST CONDUCTOR,
A FIFTH LAND COUPLED TO THE SECOND CONDUCTOR, AND
A SIXTH LAND COUPLED TO THE SIGNAL NODE OF THE FIRST PORTION

THE FOURTH AND FIFTH LANDS ARE POSITIONED TO BE COUPLED TO
CORRESPONDING POWER SUPPLY NODES OF A SUBJACENT SUBSTRATE
THE SIXTH LAND IS POSITIONED TO BE COUPLED TO A
CORRESPONDING SIGNAL NODE OF THE SUBJACENT SUBSTRATE

261
WITHIN THE SECOND PORTION OF THE SUBSTRATE, FAN OUT SOME OR
ALL OF THE CONDUCTORS FROM A FIRST PITCH OF THE FIRST NUMBER
OF LANDS TO A SECOND PITCH OF THE SECOND NUMBER OF LANDS

263
END

FIG. 5

SCHWEGMAN ■ LUNDBERG ■ WOESSNER ■ KLUTH

United States Patent Application

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor I hereby declare that: my residence, post office address and citizenship are as stated below next to my name; that

I verily believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: **ELECTRONIC ASSEMBLY COMPRISING CERAMIC/ORGANIC HYBRID SUBSTRATE WITH EMBEDDED CAPACITORS AND METHODS OF MANUFACTURE.**

The specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. § 1.56 (attached hereto). I also acknowledge my duty to disclose all information known to be material to patentability which became available between a filing date of a prior application and the national or PCT international filing date in the event this is a Continuation-In-Part application in accordance with 37 C.F.R. § 1.63(e).

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on the basis of which priority is claimed:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

No such claim for priority is being made at this time.

I hereby claim the benefit under 35 U.S.C. § 120 or 365(c) of any United States and PCT international application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

No such claim for priority is being made at this time.

I hereby appoint the following attorney(s) and/or patent agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith:

Aldous, Alan K.	Reg. No. 31,905	Kalis, Janal M.	Reg. No. 37,650	Park, Ellen	Reg. No. 34,055
Anglin, J. Michael	Reg. No. 24,916	Kalson, Seth Z.	Reg. No. 40,670	Parker, J. Kevin	Reg. No. 33,024
Bianchi, Timothy E.	Reg. No. 39,610	Kaplan, David J.	Reg. No. 41,105	Perdok, Monique M.	Reg. No. 42,989
Billion, Richard E.	Reg. No. 32,836	Kaufmann, John D.	Reg. No. 24,017	Prout, William F.	Reg. No. 33,995
Black, David W.	Reg. No. 42,331	Klima-Silberg, Catherine I.	Reg. No. 40,052	Reynolds, Thomas C.	Reg. No. 32,488
Brake, R. Edward	Reg. No. 37,784	Kluth, Daniel J.	Reg. No. 32,146	Schumm, Sherry W.	Reg. No. 39,422
Brennan, Leoniede M.	Reg. No. 35,832	Lacy, Rodney L.	Reg. No. 41,136	Schwegman, Micheal L.	Reg. No. 25,816
Brennan, Thomas F.	Reg. No. 35,075	Lam, Peter	Reg. No. 44,855	Scott, John C.	Reg. No. 38,613
Brooks, Edward J., III	Reg. No. 40,925	Lemaire, Charles A.	Reg. No. 36,198	Seddon, Kenneth M.	Reg. No. 43,105
Burge, Ben	Reg. No. 42,372	LeMoine, Dana B.	Reg. No. 40,062	Seeley, Mark	Reg. No. 32,299
Chu, Dinh C.P.	Reg. No. 41,676	Lundberg, Steven W.	Reg. No. 30,568	Skabrat, Steven P.	Reg. No. 36,279
Clark, Barbara J.	Reg. No. 38,107	Maeyaert, Paul L.	Reg. No. 40,076	Skaist, Howard A.	Reg. No. 36,008
Clise, Timothy B.	Reg. No. 40,957	Maki, Peter C.	Reg. No. 42,832	Smith, Michael G.	Reg. No. 45,368
Dahl, John M.	Reg. No. 44,639	Malen, Peter L.	Reg. No. 44,894	Speier, Gary J.	Reg. No. 45,458
Draeger, Jeffrey S.	Reg. No. 41,000	Mates, Robert E.	Reg. No. 35,271	Steffey, Charles E.	Reg. No. 25,179
Drake, Eduardo E.	Reg. No. 40,594	McCrackin, Ann M.	Reg. No. 42,858	Su, Gene I.	Reg. No. 45,140
Embretson, Janet E.	Reg. No. 39,665	Mirho, Charles A.	Reg. No. 41,199	Terry, Kathleen R.	Reg. No. 31,884
Faatz, Cynthia Thomas	Reg. No. 39,973	Moore, Charles L., Jr.	Reg. No. 33,742	Tong, Viet V.	Reg. No. 45,416
Fordenbacher, Paul J.	Reg. No. 42,546	Nama, Kash	Reg. No. 44,255	Viksins, Ann S.	Reg. No. 37,748
Forrest, Bradley A.	Reg. No. 30,837	Nelson, Albin J.	Reg. No. 28,650	Wells, Calvin E.	Reg. No. 43,256
Gamon, Owen J.	Reg. No. 36,143	Nielsen, Walter W.	Reg. No. 25,539	Werner, Raymond J.	Reg. No. 34,752
Greaves, John N.	Reg. No. 40,362	Novakoski, Leo V.	Reg. No. 37,198	Winkle, Robert G.	Reg. No. 37,474
Harris, Robert J.	Reg. No. 37,346	Oh, Allen J.	Reg. No. 42,047	Woessner, Warren D.	Reg. No. 30,440
Huebsch, Joseph C.	Reg. No. 42,673	Padys, Danny J	Reg. No. 35,635	Young, Charles K.	Reg. No. 39,435
Junkovich, Patti J.	Reg. No. 44,813				

I hereby authorize them to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/organization/who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct Schwegman, Lundberg, Woessner & Kluth, P.A. to the contrary.

Please direct all correspondence in this case to **Schwegman, Lundberg, Woessner & Kluth, P.A.** at the address indicated below:
P.O. Box 2938, Minneapolis, MN 55402
Telephone No. (612)373-6900

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of joint inventor number 1 : **Kishore K. Chakravorty**
 Citizenship: **United States of America** Residence: **San Jose, CA**
 Post Office Address: **6407 Berkwickshire Way**
San Jose, CA 95120

Signature: _____ Date: _____
 Kishore K. Chakravorty

Full Name of joint inventor number 2 : **Paul H. Wermer**
 Citizenship: **United States of America** Residence: **San Francisco, CA**
 Post Office Address: **2309 California Street**
San Francisco, CA 94115

Signature: _____ Date: _____
 Paul H. Wermer

X Additional inventors are being named on separately numbered sheets, attached hereto.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of joint inventor number 3 : **David G. Figueroa**Citizenship: **United States of America**Residence: **Mesa, AZ**Post Office Address: **5025 E. Hilton Avenue
Mesa, AZ 85206**Signature: _____
David G. Figueroa

Date: _____

Full Name of joint inventor number 4 : **Dev Gupta**Citizenship: **India**Residence: **Scottsdale, AZ**Post Office Address: **11419 E. Gamble Ln.
Scottsdale, AZ 85262**Signature: _____
Dev Gupta

Date: _____

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: _____

Date: _____

Full Name of inventor:

Citizenship:

Residence:

Post Office Address:

Signature: _____

Date: _____

§ 1.56 Duty to disclose information material to patentability.

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is canceled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§ 1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) the closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.